

1/9





FIG. 1

Typical Safety System Architecture



3/9

Defining a formal methodology for specification of functional requirements for a target system based upon Cause and Effect notation and function blocks.

Employing a computer-aided specification tool-set to support capture and validation of functional requirements.

Employing a software module to directly execute Cause and Effect application logic.

Fig 3




Fig 4


54
↓

4/9

Symbol	Name	Description
X_n	OR	Input term is or'ed into Gate n
\bar{X}_n	INV OR	Input term is inverted and or'ed into Gate N
$\&_n$	AND	Input term is and'ed into Gate n
$\bar{\&}_n$	INV AND	Input term is inverted and and'ed into Gate n
E_n	ENABLE	Input term is or'ed with other enables. These terms are used to enable or'ed/and'ed terms of Gate n. If no enable terms are defined then gate is enabled.
\bar{E}_n	INV ENABLE	Input term is inverted and or'ed with other enables. These terms are used to enable or'ed/and'ed terms of Gate n. If no enable terms are defined then gate is enabled.
$T(NN)_n$	ONTIMER	Input term is subject to on delay of NN seconds. Timer output is or'ed into group n.
$\bar{T}(NN)_n$	INV ONTIMER	Input term is inverted and subject to on delay of NN seconds. Timer output is or'ed into group n.
R	RESET	Input term resets latch. Latch set term has priority. If no reset terms are defined for a gate then gate is non-latching.
\bar{R}	INV RESET	Input term resets latch when false. Latch set term has priority. If no reset terms are defined for a gate then gate is non-latching.

CAUSE & EFFECT INSTRUCTION SET SUMMARY

Fig 5






Fig. 7




Fig. 8





FIGURE 10

Eigenschaften	
1.1.1.1	1.1.1.1
1.1.1.2	1.1.1.2
1.1.1.3	1.1.1.3
1.1.1.4	1.1.1.4
1.1.1.5	1.1.1.5
1.1.1.6	1.1.1.6
1.1.1.7	1.1.1.7
1.1.1.8	1.1.1.8
1.1.1.9	1.1.1.9
1.1.1.10	1.1.1.10
1.1.1.11	1.1.1.11
1.1.1.12	1.1.1.12
1.1.1.13	1.1.1.13
1.1.1.14	1.1.1.14
1.1.1.15	1.1.1.15
1.1.1.16	1.1.1.16
1.1.1.17	1.1.1.17
1.1.1.18	1.1.1.18
1.1.1.19	1.1.1.19
1.1.1.20	1.1.1.20
1.1.1.21	1.1.1.21
1.1.1.22	1.1.1.22
1.1.1.23	1.1.1.23
1.1.1.24	1.1.1.24
1.1.1.25	1.1.1.25
1.1.1.26	1.1.1.26
1.1.1.27	1.1.1.27
1.1.1.28	1.1.1.28
1.1.1.29	1.1.1.29
1.1.1.30	1.1.1.30
1.1.1.31	1.1.1.31
1.1.1.32	1.1.1.32
1.1.1.33	1.1.1.33
1.1.1.34	1.1.1.34
1.1.1.35	1.1.1.35
1.1.1.36	1.1.1.36
1.1.1.37	1.1.1.37
1.1.1.38	1.1.1.38
1.1.1.39	1.1.1.39
1.1.1.40	1.1.1.40
1.1.1.41	1.1.1.41
1.1.1.42	1.1.1.42
1.1.1.43	1.1.1.43
1.1.1.44	1.1.1.44
1.1.1.45	1.1.1.45
1.1.1.46	1.1.1.46
1.1.1.47	1.1.1.47
1.1.1.48	1.1.1.48
1.1.1.49	1.1.1.49
1.1.1.50	1.1.1.50
1.1.1.51	1.1.1.51
1.1.1.52	1.1.1.52
1.1.1.53	1.1.1.53
1.1.1.54	1.1.1.54
1.1.1.55	1.1.1.55
1.1.1.56	1.1.1.56
1.1.1.57	1.1.1.57
1.1.1.58	1.1.1.58
1.1.1.59	1.1.1.59
1.1.1.60	1.1.1.60
1.1.1.61	1.1.1.61
1.1.1.62	1.1.1.62
1.1.1.63	1.1.1.63
1.1.1.64	1.1.1.64
1.1.1.65	1.1.1.65
1.1.1.66	1.1.1.66
1.1.1.67	1.1.1.67
1.1.1.68	1.1.1.68
1.1.1.69	1.1.1.69
1.1.1.70	1.1.1.70
1.1.1.71	1.1.1.71
1.1.1.72	1.1.1.72
1.1.1.73	1.1.1.73
1.1.1.74	1.1.1.74
1.1.1.75	1.1.1.75
1.1.1.76	1.1.1.76
1.1.1.77	1.1.1.77
1.1.1.78	1.1.1.78
1.1.1.79	1.1.1.79
1.1.1.80	1.1.1.80
1.1.1.81	1.1.1.81
1.1.1.82	1.1.1.82
1.1.1.83	1.1.1.83
1.1.1.84	1.1.1.84
1.1.1.85	1.1.1.85
1.1.1.86	1.1.1.86
1.1.1.87	1.1.1.87
1.1.1.88	1.1.1.88
1.1.1.89	1.1.1.89
1.1.1.90	1.1.1.90
1.1.1.91	1.1.1.91
1.1.1.92	1.1.1.92
1.1.1.93	1.1.1.93
1.1.1.94	1.1.1.94
1.1.1.95	1.1.1.95
1.1.1.96	1.1.1.96
1.1.1.97	1.1.1.97
1.1.1.98	1.1.1.98
1.1.1.99	1.1.1.99
1.1.1.100	1.1.1.100



FIGURE 11

8/9




FIGURE 12





FIGURE 13

9/9

152



~150

FUNCTION BLOCK LOGIC TEMPLATE AND
ASSOCIATED HMI ELEMENTS

Figure 14

FOR 01-BV-1000